

#### **ERRATA LIST**

# **Apollo System on Chip**

Ultra-Low Power Apollo (APOLLO512-xxx) SoC Family A-SOCAP1-ELGA01EN v1.1



### **Legal Information and Disclaimers**

AMBIQ MICRO INTENDS FOR THE CONTENT CONTAINED IN THE DOCUMENT TO BE ACCURATE AND RELIABLE. THIS CONTENT MAY, HOWEVER, CONTAIN TECHNICAL INACCURACIES, TYPOGRAPHICAL ERRORS OR OTHER MISTAKES. AMBIQ MICRO MAY MAKE CORRECTIONS OR OTHER CHANGES TO THIS CONTENT AT ANY TIME. AMBIQ MICRO AND ITS SUPPLIERS RESERVE THE RIGHT TO MAKE CORRECTIONS, MODIFICATIONS, ENHANCEMENTS, IMPROVEMENTS AND OTHER CHANGES TO ITS PRODUCTS, PROGRAMS AND SERVICES AT ANY TIME OR TO DISCONTINUE ANY PRODUCTS, PROGRAMS, OR SERVICES WITHOUT NOTICE.

THE CONTENT IN THIS DOCUMENT IS PROVIDED "AS IS". AMBIQ MICRO AND ITS RESPECTIVE SUPPLIERS MAKE NO REPRESENTATIONS ABOUT THE SUITABILITY OF THIS CONTENT FOR ANY PURPOSE AND DISCLAIM ALL WARRANTIES AND CONDITIONS WITH REGARD TO THIS CONTENT, INCLUDING BUT NOT LIMITED TO, ALL IMPLIED WARRANTIES AND CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHT.

AMBIQ MICRO DOES NOT WARRANT OR REPRESENT THAT ANY LICENSE, EITHER EXPRESS OR IMPLIED, IS GRANTED UNDER ANY PATENT RIGHT, COPYRIGHT, MASK WORK RIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHT OF AMBIQ MICRO COVERING OR RELATING TO THIS CONTENT OR ANY COMBINATION, MACHINE, OR PROCESS TO WHICH THIS CONTENT RELATE OR WITH WHICH THIS CONTENT MAY BE USED.

USE OF THE INFORMATION IN THIS DOCUMENT MAY REQUIRE A LICENSE FROM A THIRD PARTY UNDER THE PATENTS OR OTHER INTELLECTUAL PROPERTY OF THAT THIRD PARTY, OR A LICENSE FROM AMBIQ MICRO UNDER THE PATENTS OR OTHER INTELLECTUAL PROPERTY OF AMBIQ MICRO.

INFORMATION IN THIS DOCUMENT IS PROVIDED SOLELY TO ENABLE SYSTEM AND SOFTWARE IMPLEMENTERS TO USE AMBIQ MICRO PRODUCTS. THERE ARE NO EXPRESS OR IMPLIED COPYRIGHT LICENSES GRANTED HEREUNDER TO DESIGN OR FABRICATE ANY INTEGRATED CIRCUITS OR INTEGRATED CIRCUITS BASED ON THE INFORMATION IN THIS DOCUMENT. AMBIQ MICRO RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN. AMBIQ MICRO MAKES NO WARRANTY, REPRESENTATION OR GUARANTEE REGARDING THE SUITABILITY OF ITS PRODUCTS FOR ANY PARTICULAR PURPOSE, NOR DOES AMBIO MICRO ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT, AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABILITY, INCLUDING WITHOUT LIMITATION CONSEQUENTIAL OR INCIDENTAL DAMAGES. "TYPICAL" PARAMETERS WHICH MAY BE PROVIDED IN AMBIQ MICRO DATA SHEETS AND/OR SPECIFICATIONS CAN AND DO VARY IN DIFFERENT APPLICATIONS AND ACTUAL PERFORMANCE MAY VARY OVER TIME. ALL OPERATING PARAMETERS, INCLUDING "TYPICALS" MUST BE VALIDATED FOR EACH CUSTOMER APPLICATION BY CUSTOMER'S TECHNICAL EXPERTS. AMBIQ MICRO DOES NOT CONVEY ANY LICENSE UNDER NEITHER ITS PATENT RIGHTS NOR THE RIGHTS OF OTHERS. AMBIQ MICRO PRODUCTS ARE NOT DESIGNED, INTENDED, OR AUTHORIZED FOR USE AS COMPONENTS IN SYSTEMS INTENDED FOR SURGICAL IMPLANT INTO THE BODY, OR OTHER APPLICATIONS INTENDED TO SUPPORT OR SUSTAIN LIFE, OR FOR ANY OTHER APPLICATION IN WHICH THE FAILURE OF THE AMBIQ MICRO PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR. SHOULD BUYER PURCHASE OR USE AMBIO MICRO PRODUCTS FOR ANY SUCH UNINTENDED OR UNAUTHORIZED. APPLICATION, BUYER SHALL INDEMNIFY AND HOLD AMBIQ MICRO AND ITS OFFICERS, EMPLOYEES, SUBSIDIARIES, AFFILIATES, AND DISTRIBUTORS HARMLESS AGAINST ALL CLAIMS, COSTS, DAMAGES, AND EXPENSES, AND REASONABLE ATTORNEY FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PERSONAL INJURY OR DEATH ASSOCIATED WITH SUCH UNINTENDED OR UNAUTHORIZED USE, EVEN IF SUCH CLAIM ALLEGES THAT AMBIO MICRO WAS NEGLIGENT REGARDING THE DESIGN OR MANUFACTURE OF THE PART.

## **Revision History**

Revision	Date	Description
1.0	May 2017	Initial release
1.1	January 9, 2023	Updated document template

## **Reference Documents**

Document ID	Description

## **Table of Contents**

1.	Introduction	. 6
2.	Errata Summary List	. 7
3.	Detailed Silicon Errata	. 8
	3.1 ERR001: Reduced Operating Temperature Range of Apollo Revision A3	9
	3.1.1 Description	
	3.1.2 Affected Silicon Revisions	
	3.1.3 Application Impact	
	3.1.4 Workarounds	
	3.1.5 Erratum Resolution Status	
	3.1.6 AmbiqSuite Workaround Status	
	3.2 ERR002: IO Master Clock Pin on Apollo	
	3.2.1 Description	
	3.2.2 Affected Silicon Revisions	
	3.2.3 Application Impact	
	3.2.4 Workarounds	
	3.2.5 Erratum Resolution Status	
	3.2.6 AmbiqSuite Workaround Status	
	3.3 ERR003: ADC OPMODE Supply Voltage Dependency	
	3.3.1 Description	
	3.3.2 Affected Silicon Revisions	
	3.3.3 Application Impact	
	3.3.5 Erratum Resolution Status	
	3.3.6 AmbiqSuite Workaround Status	
	·	
	3.4 ERR004: ADC Trigger 4 Affects Internal Voltage Rails	
	3.4.2 Affected Silicon Revisions	
	3.4.3 Application Impact	
	3.4.4 Workarounds	
	3.4.5 Erratum Resolution Status	
	3.4.6 AmbiqSuite Workaround Status	
	3.5 ERR005: POR Rising Slew Rate Limitation	
	3.5.1 Description	
	3.5.2 Affected Silicon Revisions	
	3.5.3 Application Impact	
	3.5.4 Workarounds	
	3.5.5 Erratum Resolution Status	
	3.5.6 AmbiqSuite Workaround Status	13

3.6 ERR006: Falling POR Threshold At Cold Temperatures	14
3.6.1 Description	14
3.6.2 Affected Silicon Revisions	14
3.6.3 Application Impact	14
3.6.4 Workarounds	14
3.6.5 Erratum Resolution Status	
3.6.6 AmbiqSuite Workaround Status	14
3.7 ERR008: I2C Clock Stretching	15
3.7.1 Description	15
3.7.2 Affected Silicon Revisions	
3.7.3 Application Impact	15
3.7.4 Workarounds	
3.7.5 Erratum Resolution Status	15
3.7.6 AmbigSuite Workaround Status	15

# SECTION 1

# Introduction

This document is a compilation of detailed Silicon Errata for the Apollo SoC.

section 2

# **Errata Summary List**

Below is a list of the errata described in this document. The reference number for each erratum is listed along with its description and link to the page where detailed information can be found.

Table 2-1: Errata Summary

Erratum Number, Title, and Page	Affected Silicon Revision	Resolution Status	Work Around
ERR001: Reduced Operating Temperature Range of Apollo Revision A3, pg 9	Revision A3	Fixed in A4	None
ERR002: IO Master Clock Pin on Apollo, pg 10	Revision A3 and A4	Not fixed	Hardware
ERR003: ADC OPMODE Supply Voltage Dependency, pg 11	Revision A3 and A4	Not fixed	Software
ERR004: ADC Trigger 4 Affects Internal Voltage Rails, pg 12	Revision A3 and A4	Not fixed	None
ERR005: POR Rising Slew Rate Limitation, pg 13	Revision A3 and A4	Not fixed	Hardware
ERR006: Falling POR Threshold At Cold Temperatures, pg 14	Revision A3	Fixed in A4	Software
ERR008: I2C Clock Stretching, pg 15	Up to and includ- ing A4	Not fixed	Software

**SECTION** 

3

## **Detailed Silicon Errata**

This section gives detailed information about each erratum. Information covered for each erratum includes the following:

- Erratum Reference Number and Title Lists reference number and title of the erratum
- Description Provides a detailed description of the erratum
- Affected Silicon Revisions Specifies the silicon revisions on which the erratum exists
- Application Impact Describes the impact of the erratum on a user application
- Workarounds Proposes software or hardware workarounds to minimize or eliminate the risk of the erratum occurring
- Erratum Resolution Status Specifies which silicon revision, if any, that the erratum was initially fixed
- AmbiqSuite Workaround Status Specifies whether the erratum has been worked around in the AmbiqSuite software

8

# 3.1 ERR001: Reduced Operating Temperature Range of Apollo Revision A3

#### 3.1.1 Description

Revision A3 Apollo SoC devices are only guaranteed to operate within the -10°C to 60°C temperature range. This range is less than the one shown in the *Apollo SoC Datasheet* of -40°C to 85°C. The reduced range is required to guarantee operation as process and voltage vary in revision A3, in addition to temperature.

#### 3.1.2 Affected Silicon Revisions

This silicon erratum applies to all packages of Apollo silicon revision A3.

#### 3.1.3 Application Impact

Customers must use Apollo revision A3 within the reduced temperature range of -10°C to 60°C.

#### 3.1.4 Workarounds

There is no workaround for this erratum other than to operate the device within the reduced temperature range.

#### 3.1.5 Erratum Resolution Status

A new silicon revision now in production (A4), expands the operating temperature range to the expected values of -40°C to 85°C.

#### 3.1.6 AmbiqSuite Workaround Status

AmbiqSuite requires no workaround for this erratum.

#### 3.2 ERR002: IO Master Clock Pin on Apollo

#### 3.2.1 Description

Apollo SoC devices support configuring each of the two IO Master peripherals in either I<sup>2</sup>C mode or SPI mode. When configured in either mode, the device IO masters may experience issues where a transaction is corrupted.

#### 3.2.2 Affected Silicon Revisions

This errata affects Apollo SoC revision A3 and A4.

#### 3.2.3 Application Impact

The prevalence of this issue depends on a combination of normal device package variation, board trace inductance, capacitive loading of the SCL/SCLK line, and pad drive strength settings.

Under certain conditions, a second clock edge forms on the SCL/SCLK line that is read by the IO Master peripheral, which puts it in an undetermined state, corrupting a normal transaction.

#### 3.2.4 Workarounds

To prevent this issue across all possible board configurations, Ambiq requires that customers place a 100  $\Omega$  resistor in series with the SCL/SCLK pin. This resistor should be placed close to the Apollo SoC device.

#### 3.2.5 Erratum Resolution Status

Not fixed.

#### 3.2.6 AmbiqSuite Workaround Status

None required in software.

# 3.3 ERR003: ADC OPMODE Supply Voltage Dependency

#### 3.3.1 Description

The Apollo ADC peripheral includes a mode controller state machine that manages time slot conversions, clock management of the block, and also the power state of its various analog components. The OPMODE bits in the ADC CFG register configure the sample rate mode to be used by the controller. The reset value for the OPMODE field is 0x0, which configures a sample rate less than or equal to 125 kSps. A setting of 0x02 configures the ADC for its highest sample rate of up to 800 kSps but may cause the ADC to not operate correctly at a supply voltage less than 2.0 V.

#### 3.3.2 Affected Silicon Revisions

This errata affects Apollo SoC revision A3 and A4.

#### 3.3.3 Application Impact

When the OPMODE bits configure the ADC for the highest sample rate, and the supply voltage of the device is less than 2.0 V, the ADC may not operate correctly.

#### 3.3.4 Workarounds

Customers must set the OPMODE bits to 0x0 if using the ADC peripheral on Apollo when the supply voltage is less than 2.0 V. This setting guarantees proper operation of the ADC, albeit at a lower sampling rate.

#### 3.3.5 Erratum Resolution Status

Not fixed.

#### 3.3.6 AmbiqSuite Workaround Status

AmbiqSuite provides the ability to write to all (writable) register fields. It is the responsibility of the user of the software to conform to the proposed workaround for this erratum by checking the supply voltage level before changing the ADC sample rate setting.

# 3.4 ERR004: ADC Trigger 4 Affects Internal Voltage Rails

#### 3.4.1 Description

Apollo's ADC can be triggered from nine different sources, eight of which are GPlOs configured as external triggers. Using ADC external trigger 4 (GPlO41), can affect sampling of the VDD input to the ADC due to coupling of the rising edge of the trigger signal. This coupling results in an offset of the ADC measurements of VDD, where the resulting output code is lower than expected. This phenomenon only occurs when using ADC external trigger 4.

#### 3.4.2 Affected Silicon Revisions

This errata affects Apollo SoC revision A3 and A4.

#### 3.4.3 Application Impact

If using ADC external trigger 4 (GPIO41), measurement of VDD will not be accurate.

#### 3.4.4 Workarounds

Ambig recommends not using ADC external trigger 4.

#### 3.4.5 Erratum Resolution Status

This functionality of GPIO41 has been deprecated in version 1.0 of the *Apollo SoC-Datasheet*.

#### 3.4.6 AmbiqSuite Workaround Status

AmbiqSuite does not specifically utilize ADC external trigger 4 in any provided functions, nor do any included examples utilize this trigger. It is the responsibility of the user to avoid using this external trigger if this erratum is of concern.

#### 3.5 ERR005: POR Rising Slew Rate Limitation

#### 3.5.1 Description

RevisionA3 Apollo devices require a rising slew rate to be 10 V/s or faster to guarantee that the SoC properly comes out of the reset condition. A voltage supply ramp rate less than 10 V/s may result in the SoC never coming out of reset.

#### 3.5.2 Affected Silicon Revisions

This erratum impacts revision A3 of Apollo devices.

#### 3.5.3 Application Impact

A rising slew rate on the voltage supply to the SoC of less than 10 V/s may not be sufficient to cause the device to come out of reset reliably.

#### 3.5.4 Workarounds

Customers using revision A3 must ensure a 10 V/s or higher ramp rate on the SoC input power supply pins.

#### 3.5.5 Erratum Resolution Status

The following silicon revision, A4, corrects this issue, removing any slew rate requirements for the input supply.

#### 3.5.6 AmbigSuite Workaround Status

None required.

# 3.6 ERR006: Falling POR Threshold At Cold Temperatures

#### 3.6.1 Description

Apollo has a falling edge POR (power-on reset) threshold set to approximately 1.72 V, which will safely reset the SoC state prior to its input power supply falling below the absolute minimum value, which would cause functional failures. While operating the ADC peripheral at cold temperatures, between -10°C and -40°C, it's possible for a system functional failure to occur above this 1.72 V threshold. Operating the ADC at cold temperatures can possibly cause the voltage of an internal supply to drop below 1.72 V, while the supply coming into the chip remains above the threshold.

#### 3.6.2 Affected Silicon Revisions

This errata affects Apollo SoC revision A3 and A4.

#### 3.6.3 Application Impact

Operating the ADC at very cold temperatures may cause the voltage of an internal supply to drop below 1.72 V, causing a system functional failure.

#### 3.6.4 Workarounds

Ambiq recommends using the BOD (brown-out detection) feature, with a threshold set to 2.1 V, to detect a low supply condition at cold temperatures, and disable the ADC in these situations. See Section 11.4 of the *Apollo SoC Datasheet* for more details on using the BOD monitor to detect brown-out events.

#### 3.6.5 Erratum Resolution Status

Not fixed.

#### 3.6.6 AmbiqSuite Workaround Status

The AmbiqSuite HAL supports setting the BOD level to either 1.8 V or 2.1 V, and the BODH (2.1 V) interrupt to support complying with the workaround of this erratum. It is the responsibility of the user to set the BOD appropriately per operational conditions.

## 3.7 ERR008: I<sup>2</sup>C Clock Stretching

#### 3.7.1 Description

This erratum addresses a limitation in the  $I^2C$  communication channel in all  $I^2C$ /SPI Master (IOM) modules on the SoC. The issue concerns the inability of the SoC, acting as an  $I^2C$  master, to react to an  $I^2C$  slave's attempt to stretch the clock (SCL). The slave would normally be able to hold the SCL line low on any clock cycle of an  $I^2C$  data transfer from the master for an unlimited amount of time to stall further master transmission. This would normally be done when the slave is processing the  $I^2C$  data in order to evaluate the address put on the bus and/or prepare the next byte of data to be sent by the slave to the master. The effect of this erratum is that the master either does not process the data from the slave correctly after a clock stretch or, in some cases, ceases to operate entirely.

#### 3.7.2 Affected Silicon Revisions

This issue affects all Apollo silicon revisions up to and including A4.

#### 3.7.3 Application Impact

The impact of this erratum is that, without a software workaround, an SoC configured as an  $I^2C$  master does not react properly to a slave's attempt to stretch the  $I^2C$  clock. Therefore the SoC may be incompatible with certain  $I^2C$  slave devices which utilize clock stretching as part of their  $I^2C$  communication.

#### 3.7.4 Workarounds

The hardware workaround for this issue is to ensure that no  $I^2C$ -connected peripheral in the system requires, or will attempt to employ, clock stretching when the SoC is configured as the  $I^2C$  master. When possible, peripherals which use SPI as the local bus should be selected instead of those requiring the use of  $I^2C$ . Alternatively, a bit-bang implementation of an  $I^2C$  master port can be employed instead of using the SoC's IOM module to communicate with  $I^2C$  slave devices.

#### 3.7.5 Erratum Resolution Status

No fix is scheduled at this time.

#### 3.7.6 AmbiqSuite Workaround Status

There is a bit-bang solution for Apollo2 but it has not been backported for Apollo in AmbiqSuite at this time. Consult the *Apollo2 Errata List* for more information.



© 2023 Ambiq Micro, Inc. All rights reserved.

6500 River Place Boulevard, Building 7, Suite 200, Austin, TX 78730 www.ambiq.com sales@ambiq.com +1 (512) 879-2850

> A-SOCAP1-ELGA01EN v1.1 January 2023